{"id":114212,"date":"2016-11-21T14:24:15","date_gmt":"2016-11-21T05:24:15","guid":{"rendered":"http:\/\/175.125.95.178\/seminar\/14212\/"},"modified":"2026-04-17T06:10:30","modified_gmt":"2026-04-16T21:10:30","slug":"14212","status":"publish","type":"seminar-post","link":"http:\/\/ee.presscat.kr\/en\/seminars\/14212\/","title":{"rendered":"(December 1) Toward ultra-efficient computing on chip: multi-level approach and design examples"},"excerpt":{"rendered":"<p>560<\/p>\n","protected":false},"template":"","class_list":["post-114212","seminar-post","type-seminar-post","status-publish","hentry"],"acf":[],"_links":{"self":[{"href":"http:\/\/ee.presscat.kr\/en\/wp-json\/wp\/v2\/seminar-post\/114212","targetHints":{"allow":["GET"]}}],"collection":[{"href":"http:\/\/ee.presscat.kr\/en\/wp-json\/wp\/v2\/seminar-post"}],"about":[{"href":"http:\/\/ee.presscat.kr\/en\/wp-json\/wp\/v2\/types\/seminar-post"}],"wp:attachment":[{"href":"http:\/\/ee.presscat.kr\/en\/wp-json\/wp\/v2\/media?parent=114212"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}